

*Fig. 1*





Fig. 2



*Fig. 3A*





Fig. 3B



*Fig. 3C*





Fig. 3D



*Fig. 4A*



-329



ENTITY FXUCHK IS

```

PORT(  S_IN      :    IN std_ulogic;
       Q_IN      :    IN std_ulogic;
       R_IN      :    IN std_ulogic;
       clock      :    IN std_ulogic;
       fails      :    OUT std_ulogic_vector(0 to 1);
       counts     :    OUT std_ulogic_vector(0 to 2);
       harvests   :    OUT std_ulogic_vector(0 to 1);
);

```

4 5 0

4 5 2 { --!! BEGIN  
--!! Design Entity: FXU;

4 5 3 { --!! Inputs  
--!! S\_IN => B.C.S;  
--!! Q\_IN => A.Q;  
--!! R\_IN => R;  
--!! CLOCK => clock;  
--!! End Inputs

4 5 4 { --!! Fail Outputs;  
--!! 0 : "Fail message for failure event 0";  
--!! 1 : "Fail message for failure event 1";  
--!! End Fail Outputs;

4 5 5 { --!! Count Outputs;  
--!! 0 : <event0> clock;  
--!! 1 : <event1> clock;  
--!! 2 : <event2> clock;  
--!! End Count Outputs;

4 5 6 { --!! Harvest Outputs;  
--!! 0 : "Message for harvest event 0";  
--!! 1 : "Message for harvest event 1";  
--!! End Harvest Outputs;

4 5 7 { --!! End;

4 5 1

4 4 0

ARCHITECTURE example of FXUCHK IS

BEGIN

... HDL code for entity body section ...

END;

4 5 8

*Fig. 4C*




Fig. 4D






Fig. 5A




Fig. 5B




Fig. 6A




Fig. 6B






Fig. 7





*Fig. 8A*  
*Prior Art*

entity FSM : FSM



*Fig. 8B*  
*Prior Art*

ENTITY FSM IS

PORT(  
    ....ports for entity fsm....  
);

ARCHITECTURE FSM OF FSM IS

BEGIN

    ... HDL code for FSM and rest of the entity ...

    fsm\_state(0 to 2) <= ... Signal 801 ...

853	{	--!! Embedded FSM : examplefsm;	}	852	}	860
859	{	--!! clock : (fsm_clock);				
854	{	--!! state_vector : (fsm_state(0 to 2));				
855	{	--!! states : (S0, S1, S2, S3, S4);				
856	{	--!! state_encoding : ('000', '001', '010', '011', '100');				
857	{	--!! arcs : (S0 => S0, S0 => S1, S0 => S2, --!! (S1 => S2, S1 => S3, S2 => S2, --!! (S2 => S3, S3 => S4, S4 => S0);				
858	{	--!! End FSM;				

END;

*Fig. 8C*

entity FSM : FSM

850




Fig. 9

Fig. 10A






Fig. 10B





Fig. 10C



Fig. 10D



--!! Inputs  
 --!! event\_1108\_in <= C.[B2.count.event\_1108];  
 --!! event\_1124\_in <= A.B.[B1.count.event\_1124];  
 --!! End Inputs

1163 1165 1161 1162 1164 1166

*Fig. 11B*

--!! Inputs  
 --!! event\_1108\_in <= C.[count.event\_1108];  
 --!! event\_1124\_in <= B.[count.event\_1124];  
 --!! End Inputs

1171 1172

*Fig. 11C*






Fig. 12A

ENTITY X IS

PORT( :  
:  
:  
);

ARCHITECTURE example of X IS

BEGIN

.  
.  
.  
.  
... HDL code for X ...  
.  
.  
.  
.


1221 { Y:Y  
PORT MAP( :  
:  
);

1222 { A <= ....  
B <= ....  
C <= ....

1223 { -!! [count, countname0, clock] <= Y.P; 1230  
-!! Q <= Y. [B1.count.count1] AND A; 1232  
-!! [fail, failname0, "fail msg"] <= Q XOR B; 1234  
-!! [harvest, harvestname0, "harvest msg"] <= B AND C;  
END; 1236

1220

Fig. 12B



*Fig. 13A*




Fig. 13B

ENTITY OVR IS

PORT( R\_IN : IN std\_ulogic\_vector(0 .. 4);

.

... other ports as required ...

.

R\_OV : OUT std\_ulogic\_vector(0 .. 4);

RT : OUT std\_ulogic

);

--! BEGIN

--! Design Entity: FOO;

--! Inputs (0 to 4)

--! R\_IN => {R(0 .. 4)};

--! :

... other ports as needed ...

--! :

--! End Inputs

--! Outputs

--! <R\_OVRIDE> : R\_OV(0 .. 4) => R(0 .. 4) [RT];

--! End Outputs

--! End

ARCHITECTURE example of OVR IS

BEGIN

... HDL code for entity body section ...

END;

Fig. 13C

ENTITY FOO IS

PORT( :  
: :  
: :  
);

ARCHITECTURE example of FOO IS

BEGIN

.  
.  
.  
.  
.  
R <= .....  
.  
.  
.  
.

1380 {  
-!! R\_IN <= {R}; 1381  
-!! 1382  
-!!  
-!! R\_OV(0 to 4) <= .....; 1383  
-!! RT <= .....;  
-!! [override, R\_OVRRIDE, R(0 .. 4), RT] <= R\_OV(0 to 4);  
1384

*Fig. 13D*




Fig. 14A




Fig. 14B



```

ENTITY DET IS
    PORT(
        A      : IN std_ulogic;
        B      : IN std_ulogic_vector(0 to 5);
        C      : IN std_ulogic;
        D      : IN std_ulogic;
        :      :
        :      :
        event_x : OUT std_ulogic_vector(0 to 2);
        x_here  : OUT std_ulogic;
    );

    --!! BEGIN
    --!! Design Entity: LM;

    --!! Inputs
    --!! A  => A;
    --!! B  => P.Q.B;
    --!! C  => P.C;
    --!! D  => D;
    --!! End Inputs

    --!! Detections
    --!! <event_x>:event_x(0 to 2) [x_here];
    --!! End Detections

    --!! End;

    ARCHITECTURE example of DET IS
    BEGIN
        ... HDL code ...

    END;

```

1491 {

1493 {

1495 {

1494 {

1480 {

1492 {


Fig. 14C

1662				
1661				
1663	1: X1	B3	X	COUNT1
	2: X1.Z	B1	Z	COUNT1
	3: X1.Z	B2	Z	COUNT1
	4: X2	B3	X	COUNT1
	5: X2.Z	B1	Z	COUNT1
	6: X2.Z	B2	Z	COUNT1
	7: Y	B4	Y	COUNT1
	8: Y.Z	B1	Z	COUNT1
	9: Y.Z	B2	Z	COUNT1

1660

FIG. 15

**1601**



**FIG. 16B**




FIG. 16C




FIG. 16D





FIG. 17A

**1750**



**FIG. 17B**




FIG. 17C



FIG. 18A




FIG. 18A




FIG. 18B




FIG. 19A




FIG. 19B




FIG. 20A




FIG. 20B




FIG. 20C

count-data




FIG. 20D






FIG. 20E

FIG. 20E



AUS920010960US1

49 OF 62








FIG. 206

2053



FTG. 20H






FIG. 21A

0997202.10301  
00001.202/6660




FIG. 218




FIG. 21C




FIG. 21D

FIG. 21D






FIG. 22A




FIG. 222

0997802-103001




FIG. 22C




FIG. 23A




FIG. 23B

FIG. 23B




FIG. 23C

09997802.103001